# This Page Is Inserted by IFW Operations and is not a part of the Official Record

#### **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.


Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS -
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS


### IMAGES ARE BEST AVAILABLE COPY.


As rescanning documents will not correct images, please do not report the images to the Image Problems Mailbox.


#### FIGURE 1





## FIGURE 2


















2. Violating paths show up when modules are put together.










#### FIGURE 13







FIGURE 14: Bottom-up synthesis.









FIGURE 17: Default constraints used for initial mapping.















FIGURE 20B: In the absence of broken timing paths.











disclusion - 14





FIGURE 25: Module processing order for parallel bottom-up synthesis.







FIGURE 27 : Script flow implemented by VEGA.



**FIGURE** 




FIGURE 29: Operations performed on each module by initial mapping.




FIGURE 30: Structure of characterization script.





FIGURE 31: Structure of constraints setting on top-level.






FIGURE 33: Example of RTL code and equivalent Hardware view for RTL analysis.





FIGURE 36: Logic synthesis process

```
process(RESET_N, CLK)
begin
  if (RESET_N = '0') THEN
    Q1 <= '0';
  elsif CLK'event AND (CLK = '1') THEN
    Q1 <= D1;
    Q2 <= D2;
  endif;
end process;</pre>
```

a. VHDL code for a 2-bit register with partial asynchronous reset








FIGURE 35 B Synopsys Design Compiler view of the RTL code

i Handling of unconnected module input pins by Synopsys Design Compiler.








FIGURE 38: Examples of transforms used for RTL code translation.




FIGURE 40: Process used to map cells that create internal clocks.




FIGURE 41 A Clock source retrieved through using a connected port.




FIGURE 41B Clock retrieved through using a connected clock input pin on a RAM.





FIGURE 41.C Clock source retreived through using the connected net.

· Retrieving names of new source pins.

FIGURE 42: Example of internal clocks altered through initial mapping.



(a) After making the clock generator a blackbox for VEGA analysis

FIGURE 43: Handling clock generators with a "backbox\_design" directive.




FIGURE 44: Example of buffering tree used for clock distribution.






FIGURE 45: Example of parallel buffers.



F19 46



ecamo, oezane